OpenCores
URL https://opencores.org/ocsvn/debouncer_vhdl/debouncer_vhdl/trunk

Subversion Repositories debouncer_vhdl

[/] - Rev 10

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 v1.01.0030: changed internal counter range to (CNT_VAL+1) to avoid adder flip-over. jdoin 4608d 00h /
9 Clarified the licensing.
Added SVN directory for the license text.
Changed the LGPL url at the rtl code header.
Included the LGPL 3.0 text "lgpl.txt"
jdoin 4628d 04h /
8 Updated verification circuit and comments. jdoin 4642d 17h /
7 - Changed verification project to have all debug signals to fit on a 16 digital signals for the Tek MSO2014 scope.
- Added scope photos of verified circuit
jdoin 4646d 18h /
6 - fixed some minor comments errors;
- added ISE report files;
- added generated bitgen file (zipped) to test in the Digilent Atlys board;
jdoin 4647d 15h /
5 cleaned-up XISE files jdoin 4647d 18h /
4 v1.01.0026 [JD]:
- removed remnants of SPI_MASTER_SLAVE project from ISE project files.
- added pinlock constraint for strobe output for FPGA test.
jdoin 4647d 19h /
3 v1.01.0025 [JD]:
- added a pipeline delay for new data strobe output.
- included a complete verification project, for simulation and FPGA verification.
jdoin 4647d 19h /
2 v1.00.0020 [JD]: vhdl file for the debouncer loaded. No simulation testbench yet. The file debouncer_vhdl/trunk/rtl/grp_debouncer.vhd is tested and verified in hardware. jdoin 4648d 05h /
1 The project and the structure was created root 4648d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.