OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] - Rev 326

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
326 RAM simulation access times set to realistic values hellwig 3183d 15h /eco32/
325 memory speed measurement for new controller added hellwig 3192d 06h /eco32/
324 README updated hellwig 3192d 07h /eco32/
323 memspeed renamed to memspeed-1 hellwig 3192d 07h /eco32/
322 README updated, Makefile added hellwig 3192d 18h /eco32/
321 README updated hellwig 3192d 19h /eco32/
320 README updated hellwig 3193d 15h /eco32/
319 memory controller 2, FPGA realization hellwig 3193d 20h /eco32/
318 memory controller 1, FPGA realization hellwig 3193d 20h /eco32/
317 README updated hellwig 3194d 11h /eco32/
316 README added hellwig 3194d 14h /eco32/
315 README added hellwig 3194d 14h /eco32/
314 memory controller simulation 2 hellwig 3194d 16h /eco32/
313 memory controller simulation 1 hellwig 3194d 18h /eco32/
312 memory controller simulation 0 hellwig 3194d 19h /eco32/
311 README updated hellwig 3194d 20h /eco32/
310 verilated mc implementation with and without trace hellwig 3195d 16h /eco32/
309 multicycle simulation of ECO32, using Verilator hellwig 3196d 17h /eco32/
308 multicycle design, suitable for being verilated hellwig 3196d 21h /eco32/
307 several tests got duration.dat files hellwig 3197d 10h /eco32/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.