Subversion Repositories ethmac

[/] - Rev 109


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
109 Comment removed. mohor 7994d 13h /
108 Testbench supports unaligned accesses. mohor 8061d 22h /
107 TX_BUF_BASE changed. mohor 8061d 22h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8061d 23h /
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8071d 00h /
104 FCS should not be included in NibbleMinFl. mohor 8072d 18h /
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8072d 19h /
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8072d 19h /
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8072d 19h /
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8072d 19h /
99 Document revised. mohor 8079d 18h /
98 Document revised. mohor 8079d 18h /
97 Small typo fixed. lampret 8096d 17h /
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8100d 16h /
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8100d 19h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8100d 19h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8105d 18h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
mohor 8106d 20h /
91 Comments in Slovene language removed. mohor 8106d 20h /
90 casex changed with case, fifo reset changed. mohor 8106d 20h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
mohor 8110d 18h /
88 rx_fifo was not always cleared ok. Fixed. mohor 8116d 17h /
87 Status was not latched correctly sometimes. Fixed. mohor 8116d 19h /
86 Big Endian problem when sending frames fixed. mohor 8118d 02h /
85 Log info was missing. mohor 8123d 12h /
84 LinkFail signal was not latching appropriate bit. mohor 8123d 12h /
83 MAC address recognition was not correct (bytes swaped). mohor 8123d 12h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8123d 14h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8123d 14h /
80 Small fixes for external/internal DMA missmatches. mohor 8127d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.