URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 113

Rev	Log message	Author	Age	Path
113	RxPointer bug fixed.	mohor	7969d 03h	/
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	7969d 16h	/
111	Master state machine had a bug when switching from master write to master read.	mohor	7970d 06h	/
110	m_wb_cyc_o signal released after every single transfer.	mohor	7970d 09h	/
109	Comment removed.	mohor	7970d 09h	/
108	Testbench supports unaligned accesses.	mohor	8037d 19h	/
107	TX_BUF_BASE changed.	mohor	8037d 19h	/
106	Outputs registered. Reset changed for eth_wishbone module.	mohor	8037d 19h	/
105	Compiler directives added. Tx and Rx fifo size incremented. A "late collision" bug fixed.	mohor	8046d 21h	/
104	FCS should not be included in NibbleMinFl.	mohor	8048d 15h	/
103	Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is selected in eth_defines.v	mohor	8048d 15h	/
102	Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled or not.	mohor	8048d 15h	/
101	Short frame and ReceivedLengthOK were not detected correctly.	mohor	8048d 16h	/
100	Generic ram or Xilinx ram can be used in fifo (selectable by setting ETH_FIFO_XILINX in eth_defines.v).	mohor	8048d 16h	/
99	Document revised.	mohor	8055d 14h	/
98	Document revised.	mohor	8055d 15h	/
97	Small typo fixed.	lampret	8072d 13h	/
96	Any address can be used for Tx and Rx BD pointers. Address does not need to be aligned.	mohor	8076d 13h	/
95	md_padoen_o changed to md_padoe_o. Signal was always active high, just name was incorrect.	mohor	8076d 16h	/
94	When clear and read/write are active at the same time, cnt and pointers are set to 1.	mohor	8076d 16h	/