OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 124

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 6518d 21h /
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 6520d 22h /
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 6520d 22h /
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6520d 22h /
120 Unused files removed. mohor 6520d 23h /
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 6520d 23h /
118 ShiftEnded synchronization changed. mohor 6524d 14h /
117 Clock mrx_clk set to 2.5 MHz. mohor 6525d 01h /
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 6525d 01h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 6525d 22h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 6526d 20h /
113 RxPointer bug fixed. mohor 6533d 12h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 6534d 01h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 6534d 15h /
110 m_wb_cyc_o signal released after every single transfer. mohor 6534d 18h /
109 Comment removed. mohor 6534d 18h /
108 Testbench supports unaligned accesses. mohor 6602d 04h /
107 TX_BUF_BASE changed. mohor 6602d 04h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 6602d 04h /
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 6611d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.