Subversion Repositories ethmac

[/] - Rev 137


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
137 Defines for register width added. mii_rst signal in MIIMODER register
mohor 8013d 11h /
136 Parameter ResetValue changed to capital letters. mohor 8013d 21h /
135 New revision. External DMA removed, TX_BD_NUM changed. mohor 8015d 13h /
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 8015d 14h /
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 8015d 15h /
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 8015d 15h /
131 LinkFail signal was not latching appropriate bit. mohor 8015d 15h /
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 8015d 16h /
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 8015d 16h /
128 This commit was manufactured by cvs2svn to create tag 'rel_2'. 8035d 15h /
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 8035d 15h /
126 InvalidSymbol generation changed. mohor 8035d 15h /
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
mohor 8035d 15h /
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 8035d 16h /
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8037d 17h /
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 8037d 17h /
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8037d 17h /
120 Unused files removed. mohor 8037d 18h /
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8037d 18h /
118 ShiftEnded synchronization changed. mohor 8041d 09h /
117 Clock mrx_clk set to 2.5 MHz. mohor 8041d 20h /
116 Testing environment also includes traffic cop, memory interface and host
mohor 8041d 20h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8042d 17h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8043d 15h /
113 RxPointer bug fixed. mohor 8050d 07h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8050d 20h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 8051d 10h /
110 m_wb_cyc_o signal released after every single transfer. mohor 8051d 13h /
109 Comment removed. mohor 8051d 13h /
108 Testbench supports unaligned accesses. mohor 8118d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.