Subversion Repositories ethmac

[/] - Rev 172


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
172 NCSIM simulation environment added to cvs mohor 7392d 19h /
171 NCSIM simulation environment added. mohor 7392d 19h /
170 Headers changed. mohor 7392d 19h /
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7392d 20h /
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7393d 17h /
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7394d 18h /
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7395d 18h /
165 HASH improvement needed. mohor 7395d 21h /
164 Ethernet debug registers removed. mohor 7395d 21h /
163 Another temporary version. Core is almost finished. Testbench not included,
mohor 7396d 13h /
162 Another temporary version. Core is almost finished. Testbench not included,
mohor 7396d 13h /
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7396d 19h /
160 error acknowledge cycle termination added to display. mohor 7396d 19h /
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7397d 15h /
158 Typo fixed. mohor 7397d 16h /
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7399d 21h /
156 Valid testbench. mohor 7399d 21h /
155 Minor changes. mohor 7399d 21h /
154 Design document is still under construction. mohor 7400d 20h /
153 Temp version (backup). mohor 7401d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.