OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 223

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
223 Some code changed due to bug fixes. tadejm 7946d 20h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7950d 18h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7950d 18h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7953d 18h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7953d 18h /
218 Typo error fixed. (When using Bist) mohor 7953d 20h /
217 Bist supported. mohor 7953d 20h /
216 Bist signals added. mohor 7953d 21h /
215 Bist supported. mohor 7953d 21h /
214 Signals for WISHBONE B3 compliant interface added. mohor 7954d 17h /
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7954d 17h /
212 Minor $display change. mohor 7954d 17h /
211 Bist added. mohor 7954d 17h /
210 BIST added. mohor 7954d 18h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7955d 21h /
208 Virtual Silicon RAMs moved to lib directory tadej 7971d 15h /
207 Virtual Silicon RAM support fixed tadej 7971d 15h /
206 Virtual Silicon RAM added to the simulation. mohor 7971d 15h /
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7971d 16h /
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7971d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.