Subversion Repositories ethmac

[/] - Rev 246


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6518d 18h /
245 Rev 1.7. mohor 6519d 12h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6519d 14h /
243 Late collision is not reported any more. tadejm 6519d 19h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6520d 10h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6520d 10h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6520d 10h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6520d 10h /
238 Defines fixed to use generic RAM by default. mohor 6532d 14h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 6534d 20h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6534d 20h /
235 rev 4. mohor 6535d 10h /
234 Figure list assed to the revision 3. mohor 6535d 18h /
233 Revision 0.3 released. Some figures added. mohor 6535d 19h /
232 fpga define added. mohor 6540d 14h /
231 Description of Core Modules added (figure). mohor 6542d 15h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 6546d 12h /
229 case changed to casex. mohor 6546d 12h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 6546d 15h /
227 Changed BIST scan signals. tadejm 6546d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.