OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 259

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 7383d 10h /
258 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7383d 11h /
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7383d 11h /
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 7383d 11h /
255 TPauseRq synchronized to tx_clk. mohor 7383d 11h /
254 Temp version. mohor 7384d 14h /
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7384d 17h /
252 Just some updates. tadejm 7384d 17h /
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7384d 17h /
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7384d 17h /
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7385d 17h /
248 wb_rst_i is used for MIIM reset. mohor 7385d 17h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7388d 20h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7388d 20h /
245 Rev 1.7. mohor 7389d 14h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7389d 16h /
243 Late collision is not reported any more. tadejm 7389d 22h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7390d 12h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7390d 12h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7390d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.