OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 320

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7352d 16h /
319 Latest Ethernet IP core testbench. tadejm 7383d 12h /
318 Latest Ethernet IP core testbench. tadejm 7383d 12h /
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7392d 19h /
316 This commit was manufactured by cvs2svn to create tag 'rel_25'. 7495d 15h /
315 Updated testbench. Some more testcases, some repaired. tadejm 7495d 15h /
314 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7495d 15h /
313 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7495d 15h /
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7495d 15h /
311 Update script for running different file list files for different RAM models. tadejm 7495d 15h /
310 More signals. tadejm 7495d 15h /
309 Update file list files for different RAM models with byte select accessing. tadejm 7495d 15h /
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7495d 16h /
307 This commit was manufactured by cvs2svn to create tag 'rel_24'. 7496d 13h /
306 Lapsus fixed (!we -> ~we). simons 7496d 13h /
305 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7518d 10h /
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7518d 10h /
303 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7544d 20h /
302 mbist signals updated according to newest convention markom 7544d 20h /
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7555d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.