Subversion Repositories ethmac

[/] - Rev 357


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4593d 19h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4593d 21h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4593d 22h /
354 Whitespace cleanup olof 4593d 22h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4596d 00h /
352 Removed delayed assignments from rtl code olof 4600d 06h /
351 Turn defines into parameters in eth_cop olof 4608d 20h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4608d 20h /
349 Make all parameters configurable from top level olof 4609d 21h /
348 Added option to dump VCD files olof 4610d 20h /
347 Added information about running with Icarus Verilog olof 4610d 20h /
346 Updated project location olof 4610d 23h /
345 Temporarily disable failing tests olof 4611d 00h /
344 bit 9 in phy control register is self clearing olof 4617d 02h /
343 Address miss should not be asserted on short frames olof 4620d 22h /
342 Added cast to avoid inequality when comparing different data types olof 4620d 22h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4620d 22h /
340 Don't fail if log dir already exists olof 4621d 20h /
339 Added basic support for Icarus Verilog olof 4622d 19h /
338 root 5415d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.