Subversion Repositories ethmac

[/] - Rev 357


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4589d 11h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4589d 13h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4589d 13h /
354 Whitespace cleanup olof 4589d 14h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4591d 15h /
352 Removed delayed assignments from rtl code olof 4595d 21h /
351 Turn defines into parameters in eth_cop olof 4604d 11h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4604d 12h /
349 Make all parameters configurable from top level olof 4605d 12h /
348 Added option to dump VCD files olof 4606d 11h /
347 Added information about running with Icarus Verilog olof 4606d 12h /
346 Updated project location olof 4606d 14h /
345 Temporarily disable failing tests olof 4606d 16h /
344 bit 9 in phy control register is self clearing olof 4612d 18h /
343 Address miss should not be asserted on short frames olof 4616d 14h /
342 Added cast to avoid inequality when comparing different data types olof 4616d 14h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4616d 14h /
340 Don't fail if log dir already exists olof 4617d 11h /
339 Added basic support for Icarus Verilog olof 4618d 11h /
338 root 5410d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.