Subversion Repositories ethmac

[/] - Rev 357


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3944d 09h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3944d 11h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 3944d 12h /
354 Whitespace cleanup olof 3944d 12h /
353 Inherit fixes for bit width of constants from ORPSoC olof 3946d 14h /
352 Removed delayed assignments from rtl code olof 3950d 19h /
351 Turn defines into parameters in eth_cop olof 3959d 09h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3959d 10h /
349 Make all parameters configurable from top level olof 3960d 10h /
348 Added option to dump VCD files olof 3961d 09h /
347 Added information about running with Icarus Verilog olof 3961d 10h /
346 Updated project location olof 3961d 12h /
345 Temporarily disable failing tests olof 3961d 14h /
344 bit 9 in phy control register is self clearing olof 3967d 16h /
343 Address miss should not be asserted on short frames olof 3971d 12h /
342 Added cast to avoid inequality when comparing different data types olof 3971d 12h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3971d 12h /
340 Don't fail if log dir already exists olof 3972d 10h /
339 Added basic support for Icarus Verilog olof 3973d 09h /
338 root 4765d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.