Subversion Repositories ethmac

[/] - Rev 362


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
362 added Makefiles to build project unneback 3933d 16h /
361 created branch unneback unneback 3933d 16h /
360 Added partial implementation of the debug register from ORPSoC olof 3934d 15h /
359 Verilator linting fixes olof 3936d 17h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3938d 07h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3938d 07h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3938d 09h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 3938d 10h /
354 Whitespace cleanup olof 3938d 10h /
353 Inherit fixes for bit width of constants from ORPSoC olof 3940d 12h /
352 Removed delayed assignments from rtl code olof 3944d 17h /
351 Turn defines into parameters in eth_cop olof 3953d 07h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3953d 08h /
349 Make all parameters configurable from top level olof 3954d 08h /
348 Added option to dump VCD files olof 3955d 07h /
347 Added information about running with Icarus Verilog olof 3955d 08h /
346 Updated project location olof 3955d 10h /
345 Temporarily disable failing tests olof 3955d 12h /
344 bit 9 in phy control register is self clearing olof 3961d 14h /
343 Address miss should not be asserted on short frames olof 3965d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.