Subversion Repositories ethmac

[/] - Rev 363


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 quartus project files unneback 4434d 12h /
362 added Makefiles to build project unneback 4434d 12h /
361 created branch unneback unneback 4434d 12h /
360 Added partial implementation of the debug register from ORPSoC olof 4435d 11h /
359 Verilator linting fixes olof 4437d 13h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4439d 03h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4439d 03h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4439d 05h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4439d 06h /
354 Whitespace cleanup olof 4439d 06h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4441d 08h /
352 Removed delayed assignments from rtl code olof 4445d 14h /
351 Turn defines into parameters in eth_cop olof 4454d 04h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4454d 04h /
349 Make all parameters configurable from top level olof 4455d 05h /
348 Added option to dump VCD files olof 4456d 04h /
347 Added information about running with Icarus Verilog olof 4456d 04h /
346 Updated project location olof 4456d 07h /
345 Temporarily disable failing tests olof 4456d 08h /
344 bit 9 in phy control register is self clearing olof 4462d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.