Subversion Repositories ethmac

[/] - Rev 367


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 3947d 10h /
366 Readded eth_top.v with a deprecation warning olof 4071d 14h /
365 Whitespace cleanup olof 4072d 13h /
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4073d 10h /
363 quartus project files unneback 4073d 19h /
362 added Makefiles to build project unneback 4073d 19h /
361 created branch unneback unneback 4073d 19h /
360 Added partial implementation of the debug register from ORPSoC olof 4074d 18h /
359 Verilator linting fixes olof 4076d 20h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4078d 10h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4078d 10h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4078d 12h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4078d 13h /
354 Whitespace cleanup olof 4078d 13h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4080d 15h /
352 Removed delayed assignments from rtl code olof 4084d 21h /
351 Turn defines into parameters in eth_cop olof 4093d 11h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4093d 11h /
349 Make all parameters configurable from top level olof 4094d 12h /
348 Added option to dump VCD files olof 4095d 11h /
347 Added information about running with Icarus Verilog olof 4095d 11h /
346 Updated project location olof 4095d 14h /
345 Temporarily disable failing tests olof 4095d 15h /
344 bit 9 in phy control register is self clearing olof 4101d 17h /
343 Address miss should not be asserted on short frames olof 4105d 13h /
342 Added cast to avoid inequality when comparing different data types olof 4105d 13h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4105d 13h /
340 Don't fail if log dir already exists olof 4106d 11h /
339 Added basic support for Icarus Verilog olof 4107d 10h /
338 root 4899d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.