Subversion Repositories ethmac

[/] - Rev 367


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 3895d 00h /
366 Readded eth_top.v with a deprecation warning olof 4019d 04h /
365 Whitespace cleanup olof 4020d 03h /
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4021d 01h /
363 quartus project files unneback 4021d 09h /
362 added Makefiles to build project unneback 4021d 09h /
361 created branch unneback unneback 4021d 10h /
360 Added partial implementation of the debug register from ORPSoC olof 4022d 08h /
359 Verilator linting fixes olof 4024d 10h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4026d 00h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4026d 01h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4026d 02h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4026d 03h /
354 Whitespace cleanup olof 4026d 04h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4028d 05h /
352 Removed delayed assignments from rtl code olof 4032d 11h /
351 Turn defines into parameters in eth_cop olof 4041d 01h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4041d 01h /
349 Make all parameters configurable from top level olof 4042d 02h /
348 Added option to dump VCD files olof 4043d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.