OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8108d 10h /
46 HASH0 and HASH1 registers added. mohor 8108d 10h /
45 Ethernet Datasheet added. mohor 8108d 16h /
44 Ethernet Datasheet added to cvs. mohor 8108d 16h /
43 Tx status is written back to the BD. mohor 8109d 17h /
42 Rx status is written back to the BD. mohor 8112d 10h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8114d 12h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8115d 10h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8119d 14h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8128d 16h /
37 Link in the header changed. mohor 8128d 16h /
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8174d 14h /
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 8177d 11h /
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8177d 12h /
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8177d 16h /
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8177d 16h /
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8177d 17h /
30 BD section updated. mohor 8179d 13h /
29 Generic memory model is used. Defines are changed for the same reason. mohor 8199d 12h /
28 New release. Name changed to lower case. mohor 8202d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.