OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 75

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 r_Bro is used for accepting/denying frames mohor 8100d 23h /
74 Reset values are passed to registers through parameters mohor 8100d 23h /
73 Number of interrupts changed mohor 8100d 23h /
72 Retry is not activated when a Tx Underrun occured mohor 8105d 02h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8109d 03h /
70 Small fixes. mohor 8109d 04h /
69 Define missmatch fixed. mohor 8110d 02h /
68 Registered trimmed. Unused registers removed. mohor 8111d 01h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8111d 02h /
66 Testbench fixed, code simplified, unused signals removed. mohor 8111d 08h /
65 Testbench fixed, code simplified, unused signals removed. mohor 8111d 08h /
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8111d 22h /
63 RxAbort is connected differently. mohor 8112d 01h /
62 RxAbort is an output. No need to have is declared as wire. mohor 8112d 01h /
61 RxStartFrm cleared when abort or retry comes. mohor 8112d 03h /
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8112d 03h /
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8112d 03h /
58 File format changed. mohor 8112d 04h /
57 Format of the file changed a bit. mohor 8112d 04h /
56 File format fixed a bit. mohor 8112d 04h /
55 Changed that were lost with last update put back to the file. mohor 8112d 04h /
54 Addition of new module eth_addrcheck.v billditt 8112d 18h /
53 Addition of new module eth_addrcheck.v billditt 8112d 18h /
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8112d 19h /
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8112d 19h /
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8112d 20h /
49 HASH0 and HASH1 register read/write added. mohor 8114d 19h /
48 RxOverRun added to statuses. mohor 8114d 22h /
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8114d 22h /
46 HASH0 and HASH1 registers added. mohor 8114d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.