OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 WB_SEL_I was unused and removed from design mohor 8184d 01h /
77 Interrupts changed mohor 8184d 01h /
76 Interrupts changed in the top file mohor 8184d 01h /
75 r_Bro is used for accepting/denying frames mohor 8184d 01h /
74 Reset values are passed to registers through parameters mohor 8184d 01h /
73 Number of interrupts changed mohor 8184d 01h /
72 Retry is not activated when a Tx Underrun occured mohor 8188d 05h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8192d 06h /
70 Small fixes. mohor 8192d 07h /
69 Define missmatch fixed. mohor 8193d 04h /
68 Registered trimmed. Unused registers removed. mohor 8194d 03h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8194d 04h /
66 Testbench fixed, code simplified, unused signals removed. mohor 8194d 10h /
65 Testbench fixed, code simplified, unused signals removed. mohor 8194d 10h /
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8195d 00h /
63 RxAbort is connected differently. mohor 8195d 04h /
62 RxAbort is an output. No need to have is declared as wire. mohor 8195d 04h /
61 RxStartFrm cleared when abort or retry comes. mohor 8195d 05h /
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8195d 06h /
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8195d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.