OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 81

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 7270d 04h /
80 Small fixes for external/internal DMA missmatches. mohor 7274d 06h /
79 RetryCntLatched was unused and removed from design mohor 7274d 06h /
78 WB_SEL_I was unused and removed from design mohor 7274d 06h /
77 Interrupts changed mohor 7274d 06h /
76 Interrupts changed in the top file mohor 7274d 06h /
75 r_Bro is used for accepting/denying frames mohor 7274d 06h /
74 Reset values are passed to registers through parameters mohor 7274d 06h /
73 Number of interrupts changed mohor 7274d 06h /
72 Retry is not activated when a Tx Underrun occured mohor 7278d 10h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 7282d 11h /
70 Small fixes. mohor 7282d 12h /
69 Define missmatch fixed. mohor 7283d 09h /
68 Registered trimmed. Unused registers removed. mohor 7284d 09h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 7284d 09h /
66 Testbench fixed, code simplified, unused signals removed. mohor 7284d 15h /
65 Testbench fixed, code simplified, unused signals removed. mohor 7284d 15h /
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 7285d 05h /
63 RxAbort is connected differently. mohor 7285d 09h /
62 RxAbort is an output. No need to have is declared as wire. mohor 7285d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.