OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 83

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
83 MAC address recognition was not correct (bytes swaped). mohor 8096d 18h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8096d 20h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8096d 20h /
80 Small fixes for external/internal DMA missmatches. mohor 8100d 22h /
79 RetryCntLatched was unused and removed from design mohor 8100d 22h /
78 WB_SEL_I was unused and removed from design mohor 8100d 22h /
77 Interrupts changed mohor 8100d 22h /
76 Interrupts changed in the top file mohor 8100d 22h /
75 r_Bro is used for accepting/denying frames mohor 8100d 22h /
74 Reset values are passed to registers through parameters mohor 8100d 22h /
73 Number of interrupts changed mohor 8100d 23h /
72 Retry is not activated when a Tx Underrun occured mohor 8105d 02h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8109d 03h /
70 Small fixes. mohor 8109d 04h /
69 Define missmatch fixed. mohor 8110d 01h /
68 Registered trimmed. Unused registers removed. mohor 8111d 01h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8111d 02h /
66 Testbench fixed, code simplified, unused signals removed. mohor 8111d 07h /
65 Testbench fixed, code simplified, unused signals removed. mohor 8111d 08h /
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8111d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.