OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 95

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 7360d 05h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 7360d 05h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 7365d 03h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 7366d 06h /
91 Comments in Slovene language removed. mohor 7366d 06h /
90 casex changed with case, fifo reset changed. mohor 7366d 06h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 7370d 04h /
88 rx_fifo was not always cleared ok. Fixed. mohor 7376d 03h /
87 Status was not latched correctly sometimes. Fixed. mohor 7376d 05h /
86 Big Endian problem when sending frames fixed. mohor 7377d 12h /
85 Log info was missing. mohor 7382d 22h /
84 LinkFail signal was not latching appropriate bit. mohor 7382d 22h /
83 MAC address recognition was not correct (bytes swaped). mohor 7382d 22h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 7382d 23h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 7383d 00h /
80 Small fixes for external/internal DMA missmatches. mohor 7387d 02h /
79 RetryCntLatched was unused and removed from design mohor 7387d 02h /
78 WB_SEL_I was unused and removed from design mohor 7387d 02h /
77 Interrupts changed mohor 7387d 02h /
76 Interrupts changed in the top file mohor 7387d 02h /
75 r_Bro is used for accepting/denying frames mohor 7387d 02h /
74 Reset values are passed to registers through parameters mohor 7387d 02h /
73 Number of interrupts changed mohor 7387d 02h /
72 Retry is not activated when a Tx Underrun occured mohor 7391d 06h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 7395d 07h /
70 Small fixes. mohor 7395d 08h /
69 Define missmatch fixed. mohor 7396d 05h /
68 Registered trimmed. Unused registers removed. mohor 7397d 05h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 7397d 06h /
66 Testbench fixed, code simplified, unused signals removed. mohor 7397d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.