OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 96

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8013d 00h /
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8013d 03h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8013d 03h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8018d 01h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8019d 04h /
91 Comments in Slovene language removed. mohor 8019d 04h /
90 casex changed with case, fifo reset changed. mohor 8019d 04h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8023d 02h /
88 rx_fifo was not always cleared ok. Fixed. mohor 8029d 01h /
87 Status was not latched correctly sometimes. Fixed. mohor 8029d 03h /
86 Big Endian problem when sending frames fixed. mohor 8030d 10h /
85 Log info was missing. mohor 8035d 20h /
84 LinkFail signal was not latching appropriate bit. mohor 8035d 20h /
83 MAC address recognition was not correct (bytes swaped). mohor 8035d 20h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8035d 21h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8035d 22h /
80 Small fixes for external/internal DMA missmatches. mohor 8040d 00h /
79 RetryCntLatched was unused and removed from design mohor 8040d 00h /
78 WB_SEL_I was unused and removed from design mohor 8040d 00h /
77 Interrupts changed mohor 8040d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.