OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 96

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8076d 05h /
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8076d 08h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8076d 08h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8081d 06h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8082d 09h /
91 Comments in Slovene language removed. mohor 8082d 09h /
90 casex changed with case, fifo reset changed. mohor 8082d 09h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8086d 07h /
88 rx_fifo was not always cleared ok. Fixed. mohor 8092d 06h /
87 Status was not latched correctly sometimes. Fixed. mohor 8092d 08h /
86 Big Endian problem when sending frames fixed. mohor 8093d 15h /
85 Log info was missing. mohor 8099d 01h /
84 LinkFail signal was not latching appropriate bit. mohor 8099d 01h /
83 MAC address recognition was not correct (bytes swaped). mohor 8099d 01h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8099d 03h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8099d 03h /
80 Small fixes for external/internal DMA missmatches. mohor 8103d 05h /
79 RetryCntLatched was unused and removed from design mohor 8103d 05h /
78 WB_SEL_I was unused and removed from design mohor 8103d 05h /
77 Interrupts changed mohor 8103d 05h /
76 Interrupts changed in the top file mohor 8103d 05h /
75 r_Bro is used for accepting/denying frames mohor 8103d 05h /
74 Reset values are passed to registers through parameters mohor 8103d 05h /
73 Number of interrupts changed mohor 8103d 06h /
72 Retry is not activated when a Tx Underrun occured mohor 8107d 09h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8111d 10h /
70 Small fixes. mohor 8111d 11h /
69 Define missmatch fixed. mohor 8112d 08h /
68 Registered trimmed. Unused registers removed. mohor 8113d 08h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8113d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.