OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 368

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 dbg_dat0 only exist when `DEBUG_WISHBONE is set olof 2655d 20h /ethmac/
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 2718d 17h /ethmac/
366 Readded eth_top.v with a deprecation warning olof 2842d 21h /ethmac/
365 Whitespace cleanup olof 2843d 20h /ethmac/
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 2844d 18h /ethmac/
363 quartus project files unneback 2845d 02h /ethmac/
362 added Makefiles to build project unneback 2845d 02h /ethmac/
361 created branch unneback unneback 2845d 03h /ethmac/
360 Added partial implementation of the debug register from ORPSoC olof 2846d 01h /ethmac/
359 Verilator linting fixes olof 2848d 03h /ethmac/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 2849d 17h /ethmac/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 2849d 18h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 2849d 19h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 2849d 20h /ethmac/
354 Whitespace cleanup olof 2849d 21h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 2851d 22h /ethmac/
352 Removed delayed assignments from rtl code olof 2856d 04h /ethmac/
351 Turn defines into parameters in eth_cop olof 2864d 18h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 2864d 18h /ethmac/
349 Make all parameters configurable from top level olof 2865d 19h /ethmac/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.