Subversion Repositories ethmac

[/] [ethmac/] - Rev 368


Filtering Options

Clear current filter

Rev Log message Author Age Path
368 dbg_dat0 only exist when `DEBUG_WISHBONE is set olof 3753d 22h /ethmac/
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 3816d 19h /ethmac/
366 Readded eth_top.v with a deprecation warning olof 3940d 23h /ethmac/
365 Whitespace cleanup olof 3941d 23h /ethmac/
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 3942d 20h /ethmac/
363 quartus project files unneback 3943d 05h /ethmac/
362 added Makefiles to build project unneback 3943d 05h /ethmac/
361 created branch unneback unneback 3943d 05h /ethmac/
360 Added partial implementation of the debug register from ORPSoC olof 3944d 04h /ethmac/
359 Verilator linting fixes olof 3946d 06h /ethmac/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3947d 20h /ethmac/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3947d 20h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3947d 22h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 3947d 23h /ethmac/
354 Whitespace cleanup olof 3947d 23h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 3950d 01h /ethmac/
352 Removed delayed assignments from rtl code olof 3954d 07h /ethmac/
351 Turn defines into parameters in eth_cop olof 3962d 20h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3962d 21h /ethmac/
349 Make all parameters configurable from top level olof 3963d 22h /ethmac/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.