OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 356

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4670d 06h /ethmac
355 Import Julius Baxter's verilator hints from ORPSoC olof 4670d 07h /ethmac
354 Whitespace cleanup olof 4670d 07h /ethmac
353 Inherit fixes for bit width of constants from ORPSoC olof 4672d 08h /ethmac
352 Removed delayed assignments from rtl code olof 4676d 14h /ethmac
351 Turn defines into parameters in eth_cop olof 4685d 04h /ethmac
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4685d 05h /ethmac
349 Make all parameters configurable from top level olof 4686d 05h /ethmac
348 Added option to dump VCD files olof 4687d 04h /ethmac
347 Added information about running with Icarus Verilog olof 4687d 05h /ethmac
346 Updated project location olof 4687d 07h /ethmac
345 Temporarily disable failing tests olof 4687d 09h /ethmac
344 bit 9 in phy control register is self clearing olof 4693d 11h /ethmac
343 Address miss should not be asserted on short frames olof 4697d 07h /ethmac
342 Added cast to avoid inequality when comparing different data types olof 4697d 07h /ethmac
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4697d 07h /ethmac
340 Don't fail if log dir already exists olof 4698d 04h /ethmac
339 Added basic support for Icarus Verilog olof 4699d 04h /ethmac
338 root 5491d 09h /ethmac
337 root 5547d 11h /ethernet

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.