OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 357

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3459d 14h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3459d 16h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 3459d 17h /ethmac/
354 Whitespace cleanup olof 3459d 17h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 3461d 19h /ethmac/
352 Removed delayed assignments from rtl code olof 3466d 01h /ethmac/
351 Turn defines into parameters in eth_cop olof 3474d 15h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3474d 15h /ethmac/
349 Make all parameters configurable from top level olof 3475d 16h /ethmac/
348 Added option to dump VCD files olof 3476d 15h /ethmac/
347 Added information about running with Icarus Verilog olof 3476d 15h /ethmac/
346 Updated project location olof 3476d 18h /ethmac/
345 Temporarily disable failing tests olof 3476d 19h /ethmac/
344 bit 9 in phy control register is self clearing olof 3482d 21h /ethmac/
343 Address miss should not be asserted on short frames olof 3486d 17h /ethmac/
342 Added cast to avoid inequality when comparing different data types olof 3486d 17h /ethmac/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3486d 17h /ethmac/
340 Don't fail if log dir already exists olof 3487d 15h /ethmac/
339 Added basic support for Icarus Verilog olof 3488d 14h /ethmac/
338 root 4280d 20h /ethmac/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.