OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 357

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3767d 20h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3767d 22h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 3767d 23h /ethmac/
354 Whitespace cleanup olof 3767d 23h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 3770d 01h /ethmac/
352 Removed delayed assignments from rtl code olof 3774d 07h /ethmac/
351 Turn defines into parameters in eth_cop olof 3782d 21h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3782d 21h /ethmac/
349 Make all parameters configurable from top level olof 3783d 22h /ethmac/
348 Added option to dump VCD files olof 3784d 21h /ethmac/
347 Added information about running with Icarus Verilog olof 3784d 21h /ethmac/
346 Updated project location olof 3785d 00h /ethmac/
345 Temporarily disable failing tests olof 3785d 01h /ethmac/
344 bit 9 in phy control register is self clearing olof 3791d 03h /ethmac/
343 Address miss should not be asserted on short frames olof 3794d 23h /ethmac/
342 Added cast to avoid inequality when comparing different data types olof 3794d 23h /ethmac/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3794d 23h /ethmac/
340 Don't fail if log dir already exists olof 3795d 21h /ethmac/
339 Added basic support for Icarus Verilog olof 3796d 20h /ethmac/
338 root 4589d 02h /ethmac/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.