OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog/] - Rev 331

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
331 Tests for delayed CRC and defer indication added. igorm 7018d 07h /ethmac/branches/unneback/bench/verilog/
318 Latest Ethernet IP core testbench. tadejm 7350d 04h /ethmac/branches/unneback/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 7462d 07h /ethmac/branches/unneback/bench/verilog/
302 mbist signals updated according to newest convention markom 7511d 12h /ethmac/branches/unneback/bench/verilog/
299 Artisan RAMs added. mohor 7569d 08h /ethmac/branches/unneback/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7637d 08h /ethmac/branches/unneback/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7770d 04h /ethmac/branches/unneback/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7771d 06h /ethmac/branches/unneback/bench/verilog/
274 Backup version. Not fully working. tadejm 7779d 00h /ethmac/branches/unneback/bench/verilog/
267 Full duplex control frames tested. mohor 7835d 04h /ethmac/branches/unneback/bench/verilog/
266 Flow control test almost finished. mohor 7840d 02h /ethmac/branches/unneback/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7840d 18h /ethmac/branches/unneback/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7841d 06h /ethmac/branches/unneback/bench/verilog/
254 Temp version. mohor 7843d 00h /ethmac/branches/unneback/bench/verilog/
252 Just some updates. tadejm 7843d 02h /ethmac/branches/unneback/bench/verilog/
243 Late collision is not reported any more. tadejm 7848d 07h /ethmac/branches/unneback/bench/verilog/
227 Changed BIST scan signals. tadejm 7875d 03h /ethmac/branches/unneback/bench/verilog/
223 Some code changed due to bug fixes. tadejm 7875d 06h /ethmac/branches/unneback/bench/verilog/
216 Bist signals added. mohor 7882d 06h /ethmac/branches/unneback/bench/verilog/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7884d 07h /ethmac/branches/unneback/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.