OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog/] - Rev 343

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
343 Address miss should not be asserted on short frames olof 4692d 07h /ethmac/branches/unneback/bench/verilog/
342 Added cast to avoid inequality when comparing different data types olof 4692d 08h /ethmac/branches/unneback/bench/verilog/
338 root 5486d 10h /ethmac/branches/unneback/bench/verilog/
335 New directory structure. root 5543d 16h /ethmac/branches/unneback/bench/verilog/
334 Minor fixes for Icarus simulator. igorm 6991d 18h /ethmac/branches/unneback/bench/verilog/
331 Tests for delayed CRC and defer indication added. igorm 7020d 13h /ethmac/branches/unneback/bench/verilog/
318 Latest Ethernet IP core testbench. tadejm 7352d 10h /ethmac/branches/unneback/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 7464d 13h /ethmac/branches/unneback/bench/verilog/
302 mbist signals updated according to newest convention markom 7513d 18h /ethmac/branches/unneback/bench/verilog/
299 Artisan RAMs added. mohor 7571d 13h /ethmac/branches/unneback/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7639d 14h /ethmac/branches/unneback/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7772d 10h /ethmac/branches/unneback/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7773d 12h /ethmac/branches/unneback/bench/verilog/
274 Backup version. Not fully working. tadejm 7781d 06h /ethmac/branches/unneback/bench/verilog/
267 Full duplex control frames tested. mohor 7837d 09h /ethmac/branches/unneback/bench/verilog/
266 Flow control test almost finished. mohor 7842d 08h /ethmac/branches/unneback/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7842d 23h /ethmac/branches/unneback/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7843d 12h /ethmac/branches/unneback/bench/verilog/
254 Temp version. mohor 7845d 05h /ethmac/branches/unneback/bench/verilog/
252 Just some updates. tadejm 7845d 08h /ethmac/branches/unneback/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.