OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog/] [tb_ethernet.v] - Rev 362

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
361 created branch unneback unneback 4665d 12h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
348 Added option to dump VCD files olof 4687d 04h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
346 Updated project location olof 4687d 06h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
345 Temporarily disable failing tests olof 4687d 08h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
344 bit 9 in phy control register is self clearing olof 4693d 10h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
343 Address miss should not be asserted on short frames olof 4697d 06h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
342 Added cast to avoid inequality when comparing different data types olof 4697d 06h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
338 root 5491d 09h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
335 New directory structure. root 5548d 14h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
334 Minor fixes for Icarus simulator. igorm 6996d 16h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
331 Tests for delayed CRC and defer indication added. igorm 7025d 11h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
318 Latest Ethernet IP core testbench. tadejm 7357d 08h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
315 Updated testbench. Some more testcases, some repaired. tadejm 7469d 11h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
302 mbist signals updated according to newest convention markom 7518d 16h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
299 Artisan RAMs added. mohor 7576d 12h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7777d 08h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
279 Underrun test fixed. Many other tests fixed. mohor 7778d 10h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
274 Backup version. Not fully working. tadejm 7786d 04h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
267 Full duplex control frames tested. mohor 7842d 08h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
266 Flow control test almost finished. mohor 7847d 06h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7847d 22h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7848d 10h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
254 Temp version. mohor 7850d 03h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
252 Just some updates. tadejm 7850d 06h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
243 Late collision is not reported any more. tadejm 7855d 11h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
227 Changed BIST scan signals. tadejm 7882d 07h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
223 Some code changed due to bug fixes. tadejm 7882d 10h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7891d 11h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
194 Full duplex tests modified and testbench bug repaired. tadej 7910d 09h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v
192 Some additional reports added tadej 7912d 06h /ethmac/branches/unneback/bench/verilog/tb_ethernet.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.