URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog/] [tb_ethernet_with_cop.v] - Rev 363

Rev	Log message	Author	Age	Path
361	created branch unneback	unneback	4651d 06h	/ethmac/branches/unneback/bench/verilog/tb_ethernet_with_cop.v
346	Updated project location	olof	4673d 00h	/ethmac/branches/unneback/bench/verilog/tb_ethernet_with_cop.v
338		root	5477d 02h	/ethmac/branches/unneback/bench/verilog/tb_ethernet_with_cop.v
335	New directory structure.	root	5534d 08h	/ethmac/branches/unneback/bench/verilog/tb_ethernet_with_cop.v
302	mbist signals updated according to newest convention	markom	7504d 10h	/ethmac/branches/unneback/bench/verilog/tb_ethernet_with_cop.v
299	Artisan RAMs added.	mohor	7562d 05h	/ethmac/branches/unneback/bench/verilog/tb_ethernet_with_cop.v
227	Changed BIST scan signals.	tadejm	7868d 01h	/ethmac/branches/unneback/bench/verilog/tb_ethernet_with_cop.v
216	Bist signals added.	mohor	7875d 04h	/ethmac/branches/unneback/bench/verilog/tb_ethernet_with_cop.v
189	Simple testbench that includes eth_cop, eth_host and eth_memory modules. This testbench is used for testing the whole environment. Use tb_ethernet testbench for testing just the ethernet MAC core (many tests).	mohor	7898d 01h	/ethmac/branches/unneback/bench/verilog/tb_ethernet_with_cop.v