OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] - Rev 341

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4692d 16h /ethmac/branches/unneback/rtl/verilog/
338 root 5486d 18h /ethmac/branches/unneback/rtl/verilog/
335 New directory structure. root 5544d 00h /ethmac/branches/unneback/rtl/verilog/
333 Some small fixes + some troubles fixed. igorm 6992d 13h /ethmac/branches/unneback/rtl/verilog/
332 Case statement improved for synthesys. igorm 7005d 19h /ethmac/branches/unneback/rtl/verilog/
330 Warning fixes. igorm 7020d 21h /ethmac/branches/unneback/rtl/verilog/
329 Defer indication fixed. igorm 7020d 22h /ethmac/branches/unneback/rtl/verilog/
328 Delayed CRC fixed. igorm 7020d 22h /ethmac/branches/unneback/rtl/verilog/
327 Defer indication fixed. igorm 7020d 22h /ethmac/branches/unneback/rtl/verilog/
326 Delayed CRC fixed. igorm 7020d 23h /ethmac/branches/unneback/rtl/verilog/
325 Defer indication fixed. igorm 7020d 23h /ethmac/branches/unneback/rtl/verilog/
323 Accidently deleted line put back. igorm 7317d 23h /ethmac/branches/unneback/rtl/verilog/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7321d 18h /ethmac/branches/unneback/rtl/verilog/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7321d 22h /ethmac/branches/unneback/rtl/verilog/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7362d 00h /ethmac/branches/unneback/rtl/verilog/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7464d 21h /ethmac/branches/unneback/rtl/verilog/
306 Lapsus fixed (!we -> ~we). simons 7465d 19h /ethmac/branches/unneback/rtl/verilog/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7487d 15h /ethmac/branches/unneback/rtl/verilog/
302 mbist signals updated according to newest convention markom 7514d 02h /ethmac/branches/unneback/rtl/verilog/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7524d 18h /ethmac/branches/unneback/rtl/verilog/
297 Artisan ram instance added. simons 7577d 17h /ethmac/branches/unneback/rtl/verilog/
288 This file was not part of the RTL before, but it should be here. simons 7613d 19h /ethmac/branches/unneback/rtl/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7639d 22h /ethmac/branches/unneback/rtl/verilog/
285 Binary operator used instead of unary (xnor). mohor 7639d 22h /ethmac/branches/unneback/rtl/verilog/
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7667d 23h /ethmac/branches/unneback/rtl/verilog/
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.		 mohor 7695d 17h /ethmac/branches/unneback/rtl/verilog/
280 Reset has priority in some flipflops. mohor 7773d 19h /ethmac/branches/unneback/rtl/verilog/
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.		 mohor 7773d 20h /ethmac/branches/unneback/rtl/verilog/
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 7773d 20h /ethmac/branches/unneback/rtl/verilog/
276 Defer indication changed. tadejm 7773d 20h /ethmac/branches/unneback/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.