OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] - Rev 77

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Changed that were lost with last update put back to the file. mohor 8127d 12h /ethmac/branches/unneback/rtl/verilog/
54 Addition of new module eth_addrcheck.v billditt 8128d 02h /ethmac/branches/unneback/rtl/verilog/
53 Addition of new module eth_addrcheck.v billditt 8128d 02h /ethmac/branches/unneback/rtl/verilog/
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8128d 02h /ethmac/branches/unneback/rtl/verilog/
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8128d 03h /ethmac/branches/unneback/rtl/verilog/
48 RxOverRun added to statuses. mohor 8130d 06h /ethmac/branches/unneback/rtl/verilog/
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8130d 06h /ethmac/branches/unneback/rtl/verilog/
46 HASH0 and HASH1 registers added. mohor 8130d 06h /ethmac/branches/unneback/rtl/verilog/
43 Tx status is written back to the BD. mohor 8131d 13h /ethmac/branches/unneback/rtl/verilog/
42 Rx status is written back to the BD. mohor 8134d 06h /ethmac/branches/unneback/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.