OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8082d 16h /ethmac/branches/unneback/rtl/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8083d 19h /ethmac/branches/unneback/rtl/verilog/
91 Comments in Slovene language removed. mohor 8083d 19h /ethmac/branches/unneback/rtl/verilog/
90 casex changed with case, fifo reset changed. mohor 8083d 19h /ethmac/branches/unneback/rtl/verilog/
88 rx_fifo was not always cleared ok. Fixed. mohor 8093d 15h /ethmac/branches/unneback/rtl/verilog/
87 Status was not latched correctly sometimes. Fixed. mohor 8093d 18h /ethmac/branches/unneback/rtl/verilog/
86 Big Endian problem when sending frames fixed. mohor 8095d 01h /ethmac/branches/unneback/rtl/verilog/
85 Log info was missing. mohor 8100d 11h /ethmac/branches/unneback/rtl/verilog/
84 LinkFail signal was not latching appropriate bit. mohor 8100d 11h /ethmac/branches/unneback/rtl/verilog/
83 MAC address recognition was not correct (bytes swaped). mohor 8100d 11h /ethmac/branches/unneback/rtl/verilog/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8100d 12h /ethmac/branches/unneback/rtl/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8104d 15h /ethmac/branches/unneback/rtl/verilog/
79 RetryCntLatched was unused and removed from design mohor 8104d 15h /ethmac/branches/unneback/rtl/verilog/
78 WB_SEL_I was unused and removed from design mohor 8104d 15h /ethmac/branches/unneback/rtl/verilog/
77 Interrupts changed mohor 8104d 15h /ethmac/branches/unneback/rtl/verilog/
76 Interrupts changed in the top file mohor 8104d 15h /ethmac/branches/unneback/rtl/verilog/
75 r_Bro is used for accepting/denying frames mohor 8104d 15h /ethmac/branches/unneback/rtl/verilog/
74 Reset values are passed to registers through parameters mohor 8104d 15h /ethmac/branches/unneback/rtl/verilog/
73 Number of interrupts changed mohor 8104d 15h /ethmac/branches/unneback/rtl/verilog/
72 Retry is not activated when a Tx Underrun occured mohor 8108d 19h /ethmac/branches/unneback/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.