OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_maccontrol.v] - Rev 362

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
361 created branch unneback unneback 3399d 21h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
352 Removed delayed assignments from rtl code olof 3410d 22h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
349 Make all parameters configurable from top level olof 3420d 13h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
346 Updated project location olof 3421d 15h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
338 root 4225d 17h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
335 New directory structure. root 4282d 22h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
272 When control packets were received, they were ignored in some cases. tadejm 6520d 19h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 6582d 07h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6583d 08h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6584d 15h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
37 Link in the header changed. mohor 6884d 22h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 6981d 00h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 7054d 18h /ethmac/branches/unneback/rtl/verilog/eth_maccontrol.v

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.