OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_miim.v] - Rev 362

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
361 created branch unneback unneback 3397d 21h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
352 Removed delayed assignments from rtl code olof 3408d 22h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
349 Make all parameters configurable from top level olof 3418d 14h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
346 Updated project location olof 3419d 15h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
338 root 4223d 18h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
335 New directory structure. root 4280d 23h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
333 Some small fixes + some troubles fixed. igorm 5729d 13h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
330 Warning fixes. igorm 5757d 20h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 6404d 23h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 6679d 14h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
37 Link in the header changed. mohor 6882d 22h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 6979d 00h /ethmac/branches/unneback/rtl/verilog/eth_miim.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 7052d 18h /ethmac/branches/unneback/rtl/verilog/eth_miim.v

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.