URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_top.v] - Rev 304

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7479d 23h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
302	mbist signals updated according to newest convention	markom	7506d 09h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
301	Update RxEnSync only when mrxdv_pad_i is inactive (LOW).	knguyen	7517d 01h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
276	Defer indication changed.	tadejm	7766d 04h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
272	When control packets were received, they were ignored in some cases.	tadejm	7774d 03h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
270	When receiving normal data frame and RxFlow control was switched on, RXB interrupt was not set.	mohor	7775d 05h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
261	Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort synchronized.	mohor	7835d 15h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
255	TPauseRq synchronized to tx_clk.	mohor	7836d 17h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
253	r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead.	mohor	7837d 23h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
250	AddressMiss status is connecting to the Rx BD. AddressMiss is identifying that a frame was received because of the promiscous mode.	mohor	7838d 00h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
248	wb_rst_i is used for MIIM reset.	mohor	7839d 00h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
244	r_Rst signal does not reset any module any more and is removed from the design.	mohor	7842d 23h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
240	All modules are reset with wb_rst instead of the r_Rst. Exception is MII module.	tadejm	7843d 19h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
227	Changed BIST scan signals.	tadejm	7870d 00h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
218	Typo error fixed. (When using Bist)	mohor	7877d 04h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
214	Signals for WISHBONE B3 compliant interface added.	mohor	7878d 00h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
210	BIST added.	mohor	7878d 01h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
202	CsMiss added. When address between 0x800 and 0xfff is accessed within Ethernet Core, error acknowledge is generated.	mohor	7898d 00h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
168	CarrierSenseLost bug fixed when operating in full duplex mode.	mohor	7906d 02h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
164	Ethernet debug registers removed.	mohor	7908d 07h	/ethmac/branches/unneback/rtl/verilog/eth_top.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_top.v] - Rev 304

Filtering Options