OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 361

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7834d 18h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v
229 case changed to casex. mohor 7860d 19h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v
227 Changed BIST scan signals. tadejm 7860d 23h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7861d 01h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7865d 00h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7868d 01h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v
210 BIST added. mohor 7869d 00h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7898d 02h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7899d 02h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v
164 Ethernet debug registers removed. mohor 7899d 06h /ethmac/branches/unneback/rtl/verilog/eth_wishbone.v

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.