OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback] - Rev 363

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 quartus project files unneback 5008d 03h /ethmac/branches/unneback
362 added Makefiles to build project unneback 5008d 04h /ethmac/branches/unneback
361 created branch unneback unneback 5008d 04h /ethmac/branches/unneback
352 Removed delayed assignments from rtl code olof 5019d 05h /ethmac/trunk
351 Turn defines into parameters in eth_cop olof 5027d 19h /ethmac/trunk
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 5027d 19h /ethmac/trunk
349 Make all parameters configurable from top level olof 5028d 20h /ethmac/trunk
348 Added option to dump VCD files olof 5029d 19h /ethmac/trunk
347 Added information about running with Icarus Verilog olof 5029d 20h /ethmac/trunk
346 Updated project location olof 5029d 22h /ethmac/trunk
345 Temporarily disable failing tests olof 5029d 23h /ethmac/trunk
344 bit 9 in phy control register is self clearing olof 5036d 01h /ethmac/trunk
343 Address miss should not be asserted on short frames olof 5039d 21h /ethmac/trunk
342 Added cast to avoid inequality when comparing different data types olof 5039d 22h /ethmac/trunk
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 5039d 22h /ethmac/trunk
340 Don't fail if log dir already exists olof 5040d 19h /ethmac/trunk
339 Added basic support for Icarus Verilog olof 5041d 19h /ethmac/trunk
338 root 5834d 00h /ethmac/trunk
335 New directory structure. root 5891d 05h /ethernet/trunk
334 Minor fixes for Icarus simulator. igorm 7339d 08h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.