OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_2/] - Rev 259

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 7834d 15h /ethmac/tags/asyst_2
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7834d 16h /ethmac/tags/asyst_2
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7834d 16h /ethmac/tags/asyst_2
255 TPauseRq synchronized to tx_clk. mohor 7834d 16h /ethmac/tags/asyst_2
254 Temp version. mohor 7835d 20h /ethmac/tags/asyst_2
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7835d 22h /ethmac/tags/asyst_2
252 Just some updates. tadejm 7835d 22h /ethmac/tags/asyst_2
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7835d 22h /ethmac/tags/asyst_2
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7835d 22h /ethmac/tags/asyst_2
248 wb_rst_i is used for MIIM reset. mohor 7836d 23h /ethmac/tags/asyst_2
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7840d 02h /ethmac/tags/asyst_2
245 Rev 1.7. mohor 7840d 19h /ethmac/tags/asyst_2
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7840d 21h /ethmac/tags/asyst_2
243 Late collision is not reported any more. tadejm 7841d 03h /ethmac/tags/asyst_2
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7841d 18h /ethmac/tags/asyst_2
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7841d 18h /ethmac/tags/asyst_2
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7841d 18h /ethmac/tags/asyst_2
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7841d 18h /ethmac/tags/asyst_2
238 Defines fixed to use generic RAM by default. mohor 7853d 22h /ethmac/tags/asyst_2
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7856d 03h /ethmac/tags/asyst_2

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.