OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_2/] - Rev 269

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7437d 14h /ethmac/tags/asyst_2/
268 Release 1.19. Control frame description changed. mohor 7491d 08h /ethmac/tags/asyst_2/
267 Full duplex control frames tested. mohor 7491d 10h /ethmac/tags/asyst_2/
266 Flow control test almost finished. mohor 7496d 09h /ethmac/tags/asyst_2/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 7496d 13h /ethmac/tags/asyst_2/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.
mohor 7497d 00h /ethmac/tags/asyst_2/
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.
mohor 7497d 00h /ethmac/tags/asyst_2/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 7497d 00h /ethmac/tags/asyst_2/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 7497d 12h /ethmac/tags/asyst_2/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 7498d 02h /ethmac/tags/asyst_2/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7498d 02h /ethmac/tags/asyst_2/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 7498d 02h /ethmac/tags/asyst_2/
255 TPauseRq synchronized to tx_clk. mohor 7498d 02h /ethmac/tags/asyst_2/
254 Temp version. mohor 7499d 06h /ethmac/tags/asyst_2/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7499d 08h /ethmac/tags/asyst_2/
252 Just some updates. tadejm 7499d 09h /ethmac/tags/asyst_2/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7499d 09h /ethmac/tags/asyst_2/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7499d 09h /ethmac/tags/asyst_2/
248 wb_rst_i is used for MIIM reset. mohor 7500d 09h /ethmac/tags/asyst_2/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7503d 12h /ethmac/tags/asyst_2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.