OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_2/] [rtl/] - Rev 283

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7262d 23h /ethmac/tags/asyst_2/rtl/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7263d 19h /ethmac/tags/asyst_2/rtl/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7263d 19h /ethmac/tags/asyst_2/rtl/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7263d 19h /ethmac/tags/asyst_2/rtl/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7263d 19h /ethmac/tags/asyst_2/rtl/
238 Defines fixed to use generic RAM by default. mohor 7275d 23h /ethmac/tags/asyst_2/rtl/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7278d 04h /ethmac/tags/asyst_2/rtl/
232 fpga define added. mohor 7283d 22h /ethmac/tags/asyst_2/rtl/
229 case changed to casex. mohor 7289d 20h /ethmac/tags/asyst_2/rtl/
227 Changed BIST scan signals. tadejm 7290d 00h /ethmac/tags/asyst_2/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.