OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_1/] [rtl/] - Rev 94

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8069d 21h /ethmac/tags/rel_1/rtl/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8074d 19h /ethmac/tags/rel_1/rtl/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8075d 22h /ethmac/tags/rel_1/rtl/
91 Comments in Slovene language removed. mohor 8075d 22h /ethmac/tags/rel_1/rtl/
90 casex changed with case, fifo reset changed. mohor 8075d 22h /ethmac/tags/rel_1/rtl/
88 rx_fifo was not always cleared ok. Fixed. mohor 8085d 18h /ethmac/tags/rel_1/rtl/
87 Status was not latched correctly sometimes. Fixed. mohor 8085d 21h /ethmac/tags/rel_1/rtl/
86 Big Endian problem when sending frames fixed. mohor 8087d 04h /ethmac/tags/rel_1/rtl/
85 Log info was missing. mohor 8092d 13h /ethmac/tags/rel_1/rtl/
84 LinkFail signal was not latching appropriate bit. mohor 8092d 13h /ethmac/tags/rel_1/rtl/
83 MAC address recognition was not correct (bytes swaped). mohor 8092d 14h /ethmac/tags/rel_1/rtl/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8092d 15h /ethmac/tags/rel_1/rtl/
80 Small fixes for external/internal DMA missmatches. mohor 8096d 18h /ethmac/tags/rel_1/rtl/
79 RetryCntLatched was unused and removed from design mohor 8096d 18h /ethmac/tags/rel_1/rtl/
78 WB_SEL_I was unused and removed from design mohor 8096d 18h /ethmac/tags/rel_1/rtl/
77 Interrupts changed mohor 8096d 18h /ethmac/tags/rel_1/rtl/
76 Interrupts changed in the top file mohor 8096d 18h /ethmac/tags/rel_1/rtl/
75 r_Bro is used for accepting/denying frames mohor 8096d 18h /ethmac/tags/rel_1/rtl/
74 Reset values are passed to registers through parameters mohor 8096d 18h /ethmac/tags/rel_1/rtl/
73 Number of interrupts changed mohor 8096d 18h /ethmac/tags/rel_1/rtl/
72 Retry is not activated when a Tx Underrun occured mohor 8100d 22h /ethmac/tags/rel_1/rtl/
70 Small fixes. mohor 8105d 00h /ethmac/tags/rel_1/rtl/
69 Define missmatch fixed. mohor 8105d 21h /ethmac/tags/rel_1/rtl/
68 Registered trimmed. Unused registers removed. mohor 8106d 20h /ethmac/tags/rel_1/rtl/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8106d 21h /ethmac/tags/rel_1/rtl/
65 Testbench fixed, code simplified, unused signals removed. mohor 8107d 03h /ethmac/tags/rel_1/rtl/
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8107d 17h /ethmac/tags/rel_1/rtl/
63 RxAbort is connected differently. mohor 8107d 21h /ethmac/tags/rel_1/rtl/
62 RxAbort is an output. No need to have is declared as wire. mohor 8107d 21h /ethmac/tags/rel_1/rtl/
61 RxStartFrm cleared when abort or retry comes. mohor 8107d 22h /ethmac/tags/rel_1/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.