URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_1/] [rtl/] [verilog/] - Rev 55

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
55	Changed that were lost with last update put back to the file.	mohor	8131d 18h	/ethmac/tags/rel_1/rtl/verilog/
54	Addition of new module eth_addrcheck.v	billditt	8132d 08h	/ethmac/tags/rel_1/rtl/verilog/
53	Addition of new module eth_addrcheck.v	billditt	8132d 08h	/ethmac/tags/rel_1/rtl/verilog/
52	Modified for Address Checking, addition of eth_addrcheck.v	billditt	8132d 09h	/ethmac/tags/rel_1/rtl/verilog/
50	checks destination address for Unicast, Multicast and Broadcast ops	billditt	8132d 10h	/ethmac/tags/rel_1/rtl/verilog/
48	RxOverRun added to statuses.	mohor	8134d 12h	/ethmac/tags/rel_1/rtl/verilog/
47	HASH0 and HASH1 registers added. Registers address width was changed to 8 bits.	mohor	8134d 12h	/ethmac/tags/rel_1/rtl/verilog/
46	HASH0 and HASH1 registers added.	mohor	8134d 12h	/ethmac/tags/rel_1/rtl/verilog/
43	Tx status is written back to the BD.	mohor	8135d 20h	/ethmac/tags/rel_1/rtl/verilog/
42	Rx status is written back to the BD.	mohor	8138d 13h	/ethmac/tags/rel_1/rtl/verilog/
41	non-DMA host interface added. Select the right configutation in eth_defines.	mohor	8140d 15h	/ethmac/tags/rel_1/rtl/verilog/
40	Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200 MHz. Statuses, overrun, control frame transmission and reception still need to be fixed.	mohor	8141d 13h	/ethmac/tags/rel_1/rtl/verilog/
39	Tx part finished. TxStatus needs to be fixed. Pause request needs to be added.	mohor	8145d 16h	/ethmac/tags/rel_1/rtl/verilog/
38	Initial version. Equals to eth_wishbonedma.v at this moment.	mohor	8154d 18h	/ethmac/tags/rel_1/rtl/verilog/
37	Link in the header changed.	mohor	8154d 19h	/ethmac/tags/rel_1/rtl/verilog/
34	RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors instead of the number of RX descriptors).	mohor	8203d 14h	/ethmac/tags/rel_1/rtl/verilog/
33	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8203d 18h	/ethmac/tags/rel_1/rtl/verilog/
32	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8203d 19h	/ethmac/tags/rel_1/rtl/verilog/
29	Generic memory model is used. Defines are changed for the same reason.	mohor	8225d 15h	/ethmac/tags/rel_1/rtl/verilog/
24	Log file added.	mohor	8250d 18h	/ethmac/tags/rel_1/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_1/] [rtl/] [verilog/] - Rev 55

Filtering Options