OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_1/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5471d 15h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
335 New directory structure. root 5528d 20h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7949d 14h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7949d 15h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
118 ShiftEnded synchronization changed. mohor 7953d 05h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7954d 14h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
113 RxPointer bug fixed. mohor 7962d 03h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7962d 17h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
111 Master state machine had a bug when switching from master write to
master read.		 mohor 7963d 06h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
110 m_wb_cyc_o signal released after every single transfer. mohor 7963d 09h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8030d 20h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8039d 21h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
97 Small typo fixed. lampret 8065d 14h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8069d 14h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
91 Comments in Slovene language removed. mohor 8075d 17h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
90 casex changed with case, fifo reset changed. mohor 8075d 17h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
88 rx_fifo was not always cleared ok. Fixed. mohor 8085d 14h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
87 Status was not latched correctly sometimes. Fixed. mohor 8085d 16h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
86 Big Endian problem when sending frames fixed. mohor 8086d 23h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8092d 11h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
80 Small fixes for external/internal DMA missmatches. mohor 8096d 13h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
77 Interrupts changed mohor 8096d 14h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8107d 13h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
61 RxStartFrm cleared when abort or retry comes. mohor 8107d 18h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8107d 18h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
54 Addition of new module eth_addrcheck.v billditt 8108d 09h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
48 RxOverRun added to statuses. mohor 8110d 13h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
43 Tx status is written back to the BD. mohor 8111d 21h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
42 Rx status is written back to the BD. mohor 8114d 14h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8116d 16h /ethmac/tags/rel_1/rtl/verilog/eth_wishbone.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.