OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_10/] - Rev 238

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
238 Defines fixed to use generic RAM by default. mohor 7855d 22h /ethmac/tags/rel_10/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7858d 03h /ethmac/tags/rel_10/
235 rev 4. mohor 7858d 18h /ethmac/tags/rel_10/
234 Figure list assed to the revision 3. mohor 7859d 02h /ethmac/tags/rel_10/
233 Revision 0.3 released. Some figures added. mohor 7859d 02h /ethmac/tags/rel_10/
232 fpga define added. mohor 7863d 21h /ethmac/tags/rel_10/
231 Description of Core Modules added (figure). mohor 7865d 22h /ethmac/tags/rel_10/
229 case changed to casex. mohor 7869d 19h /ethmac/tags/rel_10/
227 Changed BIST scan signals. tadejm 7869d 23h /ethmac/tags/rel_10/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7870d 00h /ethmac/tags/rel_10/
225 Some minor changes. tadejm 7870d 01h /ethmac/tags/rel_10/
224 Signals for a wave window in Modelsim. tadejm 7870d 02h /ethmac/tags/rel_10/
223 Some code changed due to bug fixes. tadejm 7870d 02h /ethmac/tags/rel_10/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7874d 00h /ethmac/tags/rel_10/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7877d 00h /ethmac/tags/rel_10/
218 Typo error fixed. (When using Bist) mohor 7877d 02h /ethmac/tags/rel_10/
217 Bist supported. mohor 7877d 02h /ethmac/tags/rel_10/
216 Bist signals added. mohor 7877d 03h /ethmac/tags/rel_10/
215 Bist supported. mohor 7877d 03h /ethmac/tags/rel_10/
214 Signals for WISHBONE B3 compliant interface added. mohor 7877d 23h /ethmac/tags/rel_10/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7877d 23h /ethmac/tags/rel_10/
212 Minor $display change. mohor 7877d 23h /ethmac/tags/rel_10/
211 Bist added. mohor 7877d 23h /ethmac/tags/rel_10/
210 BIST added. mohor 7878d 00h /ethmac/tags/rel_10/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7879d 03h /ethmac/tags/rel_10/
208 Virtual Silicon RAMs moved to lib directory tadej 7894d 21h /ethmac/tags/rel_10/
207 Virtual Silicon RAM support fixed tadej 7894d 21h /ethmac/tags/rel_10/
206 Virtual Silicon RAM added to the simulation. mohor 7894d 21h /ethmac/tags/rel_10/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7894d 22h /ethmac/tags/rel_10/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7894d 22h /ethmac/tags/rel_10/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.