OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_10/] - Rev 363

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4800d 02h /ethmac/tags/rel_10
335 New directory structure. root 4857d 07h /ethmac/tags/rel_10
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7163d 03h /ethmac/tags/rel_10
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7163d 03h /ethmac/tags/rel_10
245 Rev 1.7. mohor 7163d 20h /ethmac/tags/rel_10
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7163d 22h /ethmac/tags/rel_10
243 Late collision is not reported any more. tadejm 7164d 04h /ethmac/tags/rel_10
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7164d 19h /ethmac/tags/rel_10
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7164d 19h /ethmac/tags/rel_10
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7164d 19h /ethmac/tags/rel_10
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7164d 19h /ethmac/tags/rel_10
238 Defines fixed to use generic RAM by default. mohor 7176d 23h /ethmac/tags/rel_10
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7179d 04h /ethmac/tags/rel_10
235 rev 4. mohor 7179d 19h /ethmac/tags/rel_10
234 Figure list assed to the revision 3. mohor 7180d 03h /ethmac/tags/rel_10
233 Revision 0.3 released. Some figures added. mohor 7180d 03h /ethmac/tags/rel_10
232 fpga define added. mohor 7184d 22h /ethmac/tags/rel_10
231 Description of Core Modules added (figure). mohor 7187d 00h /ethmac/tags/rel_10
229 case changed to casex. mohor 7190d 20h /ethmac/tags/rel_10
227 Changed BIST scan signals. tadejm 7191d 00h /ethmac/tags/rel_10

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.