Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_10/] [rtl/] - Rev 338


Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4388d 10h /ethmac/tags/rel_10/rtl/
335 New directory structure. root 4445d 15h /ethmac/tags/rel_10/rtl/
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 6751d 11h /ethmac/tags/rel_10/rtl/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6751d 11h /ethmac/tags/rel_10/rtl/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6752d 07h /ethmac/tags/rel_10/rtl/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6753d 03h /ethmac/tags/rel_10/rtl/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6753d 03h /ethmac/tags/rel_10/rtl/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6753d 03h /ethmac/tags/rel_10/rtl/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6753d 03h /ethmac/tags/rel_10/rtl/
238 Defines fixed to use generic RAM by default. mohor 6765d 07h /ethmac/tags/rel_10/rtl/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6767d 12h /ethmac/tags/rel_10/rtl/
232 fpga define added. mohor 6773d 06h /ethmac/tags/rel_10/rtl/
229 case changed to casex. mohor 6779d 04h /ethmac/tags/rel_10/rtl/
227 Changed BIST scan signals. tadejm 6779d 08h /ethmac/tags/rel_10/rtl/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6779d 10h /ethmac/tags/rel_10/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 6783d 09h /ethmac/tags/rel_10/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
mohor 6786d 10h /ethmac/tags/rel_10/rtl/
218 Typo error fixed. (When using Bist) mohor 6786d 12h /ethmac/tags/rel_10/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 6787d 09h /ethmac/tags/rel_10/rtl/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 6787d 09h /ethmac/tags/rel_10/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.