OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] - Rev 129

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 6617d 13h /ethmac/tags/rel_11/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 6637d 12h /ethmac/tags/rel_11/
126 InvalidSymbol generation changed. mohor 6637d 12h /ethmac/tags/rel_11/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 6637d 12h /ethmac/tags/rel_11/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 6637d 13h /ethmac/tags/rel_11/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 6639d 14h /ethmac/tags/rel_11/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6639d 14h /ethmac/tags/rel_11/
120 Unused files removed. mohor 6639d 15h /ethmac/tags/rel_11/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 6639d 15h /ethmac/tags/rel_11/
118 ShiftEnded synchronization changed. mohor 6643d 06h /ethmac/tags/rel_11/
117 Clock mrx_clk set to 2.5 MHz. mohor 6643d 16h /ethmac/tags/rel_11/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 6643d 16h /ethmac/tags/rel_11/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 6644d 14h /ethmac/tags/rel_11/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 6645d 11h /ethmac/tags/rel_11/
113 RxPointer bug fixed. mohor 6652d 03h /ethmac/tags/rel_11/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 6652d 17h /ethmac/tags/rel_11/
111 Master state machine had a bug when switching from master write to
master read.
mohor 6653d 06h /ethmac/tags/rel_11/
110 m_wb_cyc_o signal released after every single transfer. mohor 6653d 09h /ethmac/tags/rel_11/
109 Comment removed. mohor 6653d 10h /ethmac/tags/rel_11/
108 Testbench supports unaligned accesses. mohor 6720d 20h /ethmac/tags/rel_11/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.